


N-Channel FREDFET

Power MOS 8™ is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for high reliability in ZVS phase shifted bridge and other circuits through reduced t_{rr} , soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of C_{rss}/C_{iss} result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.



FEATURES

- Fast switching with low EMI
- Low t_{rr} for high reliability
- Ultra low C_{rss} for improved noise immunity
- Low gate charge
- Avalanche energy rated
- RoHS compliant 

TYPICAL APPLICATIONS

- ZVS phase shifted and other full bridge
- Half bridge
- PFC and other boost converter
- Buck converter
- Single and two switch forward
- Flyback

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
I_D	Continuous Drain Current @ $T_C = 25^\circ\text{C}$	7	A
	Continuous Drain Current @ $T_C = 100^\circ\text{C}$	4.5	
I_{DM}	Pulsed Drain Current ^①	25	
V_{GS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy ^②	285	mJ
I_{AR}	Avalanche Current, Repetitive or Non-Repetitive	4	A

Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Typ	Max	Unit
P_D	Total Power Dissipation @ $T_C = 25^\circ\text{C}$			225	W
$R_{\theta JC}$	Junction to Case Thermal Resistance			0.56	°C/W
$R_{\theta CS}$	Case to Sink Thermal Resistance, Flat, Greased Surface		0.11		
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55		150	°C
T_L	Soldering Temperature for 10 Seconds (1.6mm from case)			300	
W_T	Package Weight		0.07		oz
			1.2		g
Torque	Mounting Torque (TO-220 Package), 4-40 or M3 screw			10	in-lbf
				1.1	N·m

Static Characteristics
 $T_J = 25^\circ\text{C}$ unless otherwise specified
APT7F80K

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{BR(DSS)}$	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu\text{A}$	800			V
$\Delta V_{BR(DSS)}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}, I_D = 250\mu\text{A}$		0.87		$\text{V}/^\circ\text{C}$
$R_{DS(on)}$	Drain-Source On Resistance ^③	$V_{GS} = 10V, I_D = 4\text{A}$		1.39	1.70	Ω
$V_{GS(th)}$	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 0.5\text{mA}$	3	4	5	V
$\Delta V_{GS(th)}/\Delta T_J$	Threshold Voltage Temperature Coefficient			-10		$\text{mV}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 800V, T_J = 25^\circ\text{C}$			250	μA
		$V_{GS} = 0V, T_J = 125^\circ\text{C}$			1000	
I_{GSS}	Gate-Source Leakage Current	$V_{GS} = \pm 30V$			± 100	nA

Dynamic Characteristics
 $T_J = 25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
g_{fs}	Forward Transconductance	$V_{DS} = 50V, I_D = 4\text{A}$		6		S
C_{iss}	Input Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ $f = 1\text{MHz}$		1335		pF
C_{rss}	Reverse Transfer Capacitance			23		
C_{oss}	Output Capacitance			135		
$C_{o(cr)}^{④}$	Effective Output Capacitance, Charge Related	$V_{GS} = 0V, V_{DS} = 0V$ to 533V		65		pF
$C_{o(er)}^{⑤}$	Effective Output Capacitance, Energy Related			31		
Q_g	Total Gate Charge	$V_{GS} = 0$ to 10V, $I_D = 4\text{A}$, $V_{DS} = 400V$		43		nC
Q_{gs}	Gate-Source Charge			7		
Q_{gd}	Gate-Drain Charge			22		
$t_{d(on)}$	Turn-On Delay Time	Resistive Switching $V_{DD} = 533V, I_D = 4\text{A}$ $R_G = 10\Omega^{⑥}$, $V_{GG} = 15V$		8		ns
t_r	Current Rise Time			11		
$t_{d(off)}$	Turn-Off Delay Time			33		
t_f	Current Fall Time			10		

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I_s	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n junction diode (body diode)			7	A
I_{SM}	Pulsed Source Current (Body Diode) ^①				25	
V_{SD}	Diode Forward Voltage	$I_{SD} = 4A, T_J = 25^\circ\text{C}, V_{GS} = 0V$			1.0	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 4A^{③}$ $V_{DD} = 100V$ $dI_{SD}/dt = 100A/\mu\text{s}$	$T_J = 25^\circ\text{C}$	140	160	ns
Q_{rr}	Reverse Recovery Charge		$T_J = 125^\circ\text{C}$	220	260	
I_{rrm}	Reverse Recovery Current		$T_J = 25^\circ\text{C}$	0.45		μC
I_{rrm}	Reverse Recovery Current		$T_J = 125^\circ\text{C}$	0.94		
I_{rrm}	Reverse Recovery Current		$T_J = 25^\circ\text{C}$	7.03		A
I_{rrm}	Reverse Recovery Current		$T_J = 125^\circ\text{C}$	9.82		
dv/dt	Peak Recovery dv/dt	$I_{SD} \leq 4A, di/dt \leq 1000A/\mu\text{s}, V_{DD} = 533V, T_J = 125^\circ\text{C}$			25	V/ns

^① Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

^② Starting at $T_J = 25^\circ\text{C}$, $L = 35.63\text{mH}$, $R_G = 10\Omega$, $I_{AS} = 4\text{A}$.

^③ Pulse test: Pulse Width < 380 μs , duty cycle < 2%.

^④ $C_{o(cr)}$ is defined as a fixed capacitance with the same stored charge as C_{oss} with $V_{DS} = 67\%$ of $V_{(BR)DSS}$.

^⑤ $C_{o(er)}$ is defined as a fixed capacitance with the same stored energy as C_{oss} with $V_{DS} = 67\%$ of $V_{(BR)DSS}$. To calculate $C_{o(er)}$ for any value of V_{DS} less than $V_{(BR)DSS}$, use this equation: $C_{o(er)} = 4.24E-9/V_{DS}^2 + 5.44E-9/V_{DS} + 2.10E-11$.

^⑥ R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.




Figure 1, Output Characteristics



Figure 3, $R_{DS(ON)}$ vs Junction Temperature

Figure 5, Gain vs Drain Current




Figure 7, Gate Charge vs Gate-to-Source Voltage




Figure 2, Output Characteristics




Figure 4, Transfer Characteristics




Figure 6, Capacitance vs Drain-to-Source Voltage




Figure 8, Reverse Drain Current vs Source-to-Drain Voltage




Figure 9, Forward Safe Operating Area




Figure 10, Maximum Forward Safe Operating Area




Figure 11, Transient Thermal Impedance Model





Figure 12. Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration

TO-220 (K) Package Outline

(e3) 100% Sn Plated



Dimensions in Inches and (Millimeters)

Microsemi's products are covered by one or more of U.S. patents 4,895,810 5,045,903 5,089,434 5,182,234 5,019,522 5,262,336 6,503,786 5,256,583 4,748,103 5,283,202 5,231,474 5,434,095 5,528,058 and foreign patents. US and Foreign patents pending. All Rights Reserved.