


## N-Channel Ultrafast Recovery FREDFET

Power MOS 8™ is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for maximum reliability in ZVS phase shifted bridge and other circuits through much reduced  $t_{rr}$ , soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of  $C_{rss}/C_{iss}$  result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.



### FEATURES

- Fast switching with low EMI
- Very Low  $t_{rr}$  for maximum reliability
- Ultra low  $C_{rss}$  for improved noise immunity
- Low gate charge
- Avalanche energy rated
- RoHS compliant 

### TYPICAL APPLICATIONS

- ZVS phase shifted and other full bridge
- Half bridge
- UPS
- Welding
- Solar inverters
- Telecom rectifiers

### Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
$I_D$	Continuous Drain Current @ $T_C = 25^\circ\text{C}$	18	A
	Continuous Drain Current @ $T_C = 100^\circ\text{C}$	11	
$I_{DM}$	Pulsed Drain Current <sup>①</sup>	65	
$V_{GS}$	Gate-Source Voltage	$\pm 30$	V
$E_{AS}$	Single Pulse Avalanche Energy <sup>②</sup>	495	mJ
$I_{AR}$	Avalanche Current, Repetitive or Non-Repetitive	9	A

### Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Typ	Max	Unit
$P_D$	Total Power Dissipation @ $T_C = 25^\circ\text{C}$			335	W
$R_{\theta JC}$	Junction to Case Thermal Resistance			0.37	°C/W
$R_{\theta CS}$	Case to Sink Thermal Resistance, Flat, Greased Surface		0.15		
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55		150	°C
$T_L$	Soldering Temperature for 10 Seconds (1.6mm from case)			300	
$W_T$	Package Weight		0.22		oz
			6.2		g
Torque	Mounting Torque (TO-247 Package), 6-32 or M3 screw			10	in-lbf
				1.1	N·m

**Static Characteristics**
 **$T_J = 25^\circ\text{C}$  unless otherwise specified**
**APT18H60B\_S**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{BR(DSS)}$	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu\text{A}$	600			V
$\Delta V_{BR(DSS)}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}, I_D = 250\mu\text{A}$		0.57		$\text{V}/^\circ\text{C}$
$R_{DS(on)}$	Drain-Source On Resistance <sup>③</sup>	$V_{GS} = 10V, I_D = 9\text{A}$		0.34	0.42	$\Omega$
$V_{GS(th)}$	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	3	4	5	V
$\Delta V_{GS(th)}/\Delta T_J$	Threshold Voltage Temperature Coefficient			-10		$\text{mV}/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 600V, T_J = 25^\circ\text{C}$			250	$\mu\text{A}$
		$V_{GS} = 0V, T_J = 125^\circ\text{C}$			1000	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS} = \pm 30V$			$\pm 100$	nA

**Dynamic Characteristics**
 **$T_J = 25^\circ\text{C}$  unless otherwise specified**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$g_{fs}$	Forward Transconductance	$V_{DS} = 50V, I_D = 9\text{A}$		17		S
$C_{iss}$	Input Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ $f = 1\text{MHz}$		3550		pF
$C_{rss}$	Reverse Transfer Capacitance			36		
$C_{oss}$	Output Capacitance			325		
$C_{o(cr)}^{\text{④}}$	Effective Output Capacitance, Charge Related	$V_{GS} = 0V, V_{DS} = 0V$ to $400V$		175		pF
$C_{o(er)}^{\text{⑤}}$	Effective Output Capacitance, Energy Related			90		
$Q_g$	Total Gate Charge	$V_{GS} = 0$ to $10V, I_D = 9\text{A}$ , $V_{DS} = 300V$		90		nC
$Q_{gs}$	Gate-Source Charge			19		
$Q_{gd}$	Gate-Drain Charge			37		
$t_{d(on)}$	Turn-On Delay Time	<b>Resistive Switching</b> $V_{DD} = 400V, I_D = 9\text{A}$ $R_G = 4.7\Omega^{\text{⑥}}$ , $V_{GG} = 15V$		20		ns
$t_r$	Current Rise Time			23		
$t_{d(off)}$	Turn-Off Delay Time			60		
$t_f$	Current Fall Time			18		

**Source-Drain Diode Characteristics**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit	
$I_s$	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n junction diode (body diode)			18	A	
$I_{SM}$	Pulsed Source Current (Body Diode) <sup>①</sup>				65		
$V_{SD}$	Diode Forward Voltage	$I_{SD} = 9A, T_J = 25^\circ\text{C}, V_{GS} = 0V$			1.0	V	
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 9A^{\text{③}}$ $di_{SD}/dt = 100A/\mu\text{s}$ $V_{DD} = 100V$	$T_J = 25^\circ\text{C}$		160	ns	
			$T_J = 125^\circ\text{C}$		300		
$Q_{rr}$	Reverse Recovery Charge		$T_J = 25^\circ\text{C}$	0.52		$\mu\text{C}$	
			$T_J = 125^\circ\text{C}$	1.25			
$I_{rrm}$	Reverse Recovery Current		$T_J = 25^\circ\text{C}$	5.4		A	
			$T_J = 125^\circ\text{C}$	7.4			
$dv/dt$	Peak Recovery dv/dt	$I_{SD} \leq 9A, di/dt \leq 1000A/\mu\text{s}, V_{DD} = 400V, T_J = 125^\circ\text{C}$			30	V/ns	

<sup>①</sup> Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

<sup>②</sup> Starting at  $T_J = 25^\circ\text{C}$ ,  $L = 12.2\text{mH}$ ,  $R_G = 4.7\Omega$ ,  $I_{AS} = 9\text{A}$ .

<sup>③</sup> Pulse test: Pulse Width <  $380\mu\text{s}$ , duty cycle < 2%.

<sup>④</sup>  $C_{o(cr)}$  is defined as a fixed capacitance with the same stored charge as  $C_{oss}$  with  $V_{DS} = 67\%$  of  $V_{(BR)DSS}$ .

<sup>⑤</sup>  $C_{o(er)}$  is defined as a fixed capacitance with the same stored energy as  $C_{oss}$  with  $V_{DS} = 67\%$  of  $V_{(BR)DSS}$ . To calculate  $C_{o(er)}$  for any value of  $V_{DS}$  less than  $V_{(BR)DSS}$ , use this equation:  $C_{o(er)} = -3.43E-8/V_{DS}^2 + 1.44E-8/V_{DS} + 5.38E-11$ .

<sup>⑥</sup>  $R_G$  is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)




Figure 1, Output Characteristics



Figure 3,  $R_{DS(ON)}$  vs Junction Temperature

Figure 5, Gain vs Drain Current




Figure 7, Gate Charge vs Gate-to-Source Voltage




Figure 2, Output Characteristics




Figure 4, Transfer Characteristics




Figure 6, Capacitance vs Drain-to-Source Voltage




Figure 8, Reverse Drain Current vs Source-to-Drain Voltage




Figure 9, Forward Safe Operating Area




Figure 10, Maximum Forward Safe Operating Area




Figure 11, Transient Thermal Impedance Model





Figure 12. Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration

**TO-247 (B) Package Outline****D<sup>3</sup>PAK Package Outline**