



**AON4604**

**Complementary Enhancement Mode Field Effect Transistor**

**General Description**



The AON4604 uses advanced trench technology to provide excellent  $R_{DS(ON)}$  and low gate charge. The complementary MOSFETs form a high-speed power inverter, suitable for a multitude of applications.  
Standard Product AON4604 is Pb-free (meets ROHS & Sony 259 specifications).

**Features**

	n-channel	p-channel
$V_{DS}$ (V) =	20V	-20V
$I_D$ =	5.4A	-3.8A ( $V_{GS} = \pm 4.5V$ )
$R_{DS(ON)} <$	42m $\Omega$	< 90m $\Omega$ ( $V_{GS} = \pm 4.5V$ )
$R_{DS(ON)} <$	52m $\Omega$	< 120m $\Omega$ ( $V_{GS} = \pm 2.5V$ )
$R_{DS(ON)} <$	72m $\Omega$	< 170m $\Omega$ ( $V_{GS} = \pm 1.8V$ )



DFN3X2-8L



**Absolute Maximum Ratings  $T_A=25^\circ\text{C}$  unless otherwise noted**

Parameter	Symbol	Max n-channel	Max p-channel	Units
Drain-Source Voltage	$V_{DS}$	20	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 8$	$\pm 8$	V
Continuous Drain Current <sup>A</sup>	$T_A=25^\circ\text{C}$	5.4	-3.8	A
		$T_A=70^\circ\text{C}$	4.3	
Pulsed Drain Current <sup>B</sup>	$I_{DM}$	15	-15	
Power Dissipation	$T_A=25^\circ\text{C}$	1.9	1.9	W
		$T_A=70^\circ\text{C}$	1.2	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	-55 to 150	$^\circ\text{C}$

**Thermal Characteristics: n-channel**

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	51.5	65	$^\circ\text{C/W}$
Maximum Junction-to-Ambient <sup>A</sup>		82	100	
Maximum Junction-to-Lead <sup>C</sup>	$R_{\theta JL}$	37	50	$^\circ\text{C/W}$

**Thermal Characteristics: p-channel**

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	51.5	65	$^\circ\text{C/W}$
Maximum Junction-to-Ambient <sup>A</sup>		82	100	
Maximum Junction-to-Lead <sup>C</sup>	$R_{\theta JL}$	37	50	$^\circ\text{C/W}$

**n-channel Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =16V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			1 5	μA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±8V			100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	0.4	0.7	1	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =5V	15			A
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =4.5V, I <sub>D</sub> =5.4A T <sub>J</sub> =125°C		34 50	42 70	mΩ
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =4.8A		43	52	mΩ
		V <sub>GS</sub> =1.8V, I <sub>D</sub> =4A		57	72	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =5.4A		11		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.8	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				2.5	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =10V, f=1MHz		436		pF
C <sub>oss</sub>	Output Capacitance			66		pF
C <sub>riss</sub>	Reverse Transfer Capacitance			44		pF
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		3		Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =10V, I <sub>D</sub> =5.4A		6.5		nC
Q <sub>gs</sub>	Gate Source Charge			0.8		nC
Q <sub>gd</sub>	Gate Drain Charge			2.1		nC
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =5V, V <sub>DS</sub> =10V, R <sub>L</sub> =1.9Ω, R <sub>GEN</sub> =6Ω		7		ns
t <sub>r</sub>	Turn-On Rise Time			11.2		ns
t <sub>D(off)</sub>	Turn-Off DelayTime			36.5		ns
t <sub>f</sub>	Turn-Off Fall Time			12.5		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =5.4A, di/dt=100A/μs		15.2		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =5.4A, di/dt=100A/μs		4.7		nC

A: The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The value in any given application depends on the user's specific board design. The current rating is based on the t ≤ 10s thermal resistance rating.

B: Repetitive rating, pulse width limited by junction temperature.

C: The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient.

D: The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

E: These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C.

The SOA curve provides a single pulse rating.

Rev0 : October 2006

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL N-CANNEL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL N-CHANNEL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance

**p-channel MOSFET Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =-250μA, V <sub>GS</sub> =0V	-20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-16V, V <sub>GS</sub> =0V			-1	μA
		T <sub>J</sub> =55°C			-5	
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±8V			±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-0.3	-0.63	-1	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =-4.5V, V <sub>DS</sub> =-5V	-15			A
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-3.8A		73	90	mΩ
		T <sub>J</sub> =125°C		102	125	
		V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-3.3A		95	120	
		V <sub>GS</sub> =-1.8V, I <sub>D</sub> =-2.8A		130	170	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>D</sub> =-3.8A		7		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =-1A, V <sub>GS</sub> =0V		-0.83	-1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				-2.5	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>ISS</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =-10V, f=1MHz		540		pF
C <sub>OSS</sub>	Output Capacitance			72		pF
C <sub>ISS</sub>	Reverse Transfer Capacitance			49		pF
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		12	18	Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> =-4.5V, V <sub>DS</sub> =-10V, I <sub>D</sub> =-3.8A		5.9		nC
Q <sub>gs</sub>	Gate Source Charge			0.9		nC
Q <sub>gd</sub>	Gate Drain Charge			1.9		nC
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =-4.5V, V <sub>DS</sub> =-10V, R <sub>L</sub> =2.6Ω, R <sub>GEN</sub> =3Ω		11.5		ns
t <sub>r</sub>	Turn-On Rise Time			15.5		ns
t <sub>D(off)</sub>	Turn-Off DelayTime			37.5		ns
t <sub>f</sub>	Turn-Off Fall Time			23		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =-3.8A, dI/dt=100A/μs		23.1		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =-3.8A, dI/dt=100A/μs		8.9		nC

A: The value of R<sub>θJA</sub> is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The value in any given application depends on the user's specific board design. The current rating is based on the t<sub>θ</sub> ≤ 10s thermal resistance rating.

B: Repetitive rating, pulse width limited by junction temperature.

C: The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient.

D: The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

E: These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The SOA curve provides a single pulse rating.

Rev0 : October 2006

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL P-CHANNEL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL P-CHANNEL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance